We show correctness of this implementation and provide comparative results between a regular implementation and our new one on both FPGA and ASIC.
INTRODUCTION 3 Introduction
Interconnects play a major role in high-performance circuits and systems. Latency-Insensitive Design (LID) was introduced by Carloni et al. [8] as a methodology to cope with multipleclock-cycle latencies due to long interconnect wires. In their seminal paper, they establish behavior trace equivalence between the latency insensitive implementation and the synchronous specication. We can classify LID implementations in three classes: dynamic synchronous [5, 6, 7, 10, 12] , static synchronous [4, 5, 11] and dynamic asynchronous [13] .
Dynamic or static in this context stands for dynamically scheduled or statically scheduled respectively, whereas synchronous or asynchronous denotes the implementation style. In this paper, we focus only on dynamic synchronous compositional implementation (dynamic asynchronous compositional implementation can be built from a synchronous one, as in [2] ).
The design-ow of LID starts from an ideal synchronous design, in which timing closure cannot be reached because IP blocks are too distant from each other.
It consists of several steps: The core hypothesis of LID is that a Pearl is a synchronous IP that can be clock-gated within a clock cycle. A secondary hypothesis is that latencies are integers, which is natural in presence of a single clock. We segment each long wire of latency l with l − 1 Relay-Stations, connected together with wires having unit latency. A Relay-Station acts as a smart signal repeater.
As already mentioned, a Shell-Wrapper encapsulates each Pearl. Its role is two-fold:
it implements a part of the Latency Insensitive Protocol ensuring synchronization between data, and it drives the Pearl as a clock-gating mechanism exactly when all data have arrived.
Actually, the LID can be seen as a synchronous implementation of well-known asynchronous protocols [1] . The main dierence with asynchronous design is that LID uses the classic synchronous design ow. It does not claim to solve the timing closure issue; careful oor-planning/partitioning and interconnect planning are mandatory.
The extra elements introduced in the Latency Insensitive interconnect structure allow to design the full system without aecting the original IPs, provided the single property of accepting gated clock inputs.
Contribution. We introduce a new implementation of LID, where the Shell-Wrapper input stage is optimized for area through a fusion with its specic input Relay-Stations.
The resulting compound element is called Retry Relay-Station; it lets remove bypassable buers in both control and data-ow parts of the new Fusion Shell. We show correctness of the implementation and discuss its main features and performance.
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We describe briey in this section a regular implementation of Latency-Insensitive Design.
Most of dynamic implementations use bypassable buers on the input stage of the ShellWrapper, as shown in gure 1. According to the clock-gating and the condition on the mux, the buer samples the input is bypassed by the wire or sends its sampled input. In this paper, we suppose the use of ip-ops to store data, but implementations using transparent latches [12] would work in the same way.
bypass mux reg clock-gating 
Relay-Station
We do not fully detail the implementation of the Relay-Station as can be found in [6] . Figure   2 depicts only the control part of the Relay-Station, using a Mealy machine with three states (describing the use of the two internal registers of the data-path) and one optional state for errors. Actually, the Error state is used only for simulation and verication purposes, but is not necessary for implementation, as it will never be reached.
The Relay-Station (RS) is a two-place register, holding at most one initial data:
Empty state: when the RS is empty, it waits for a valid input until having one; then, it catches the valid data, and goes to Half state.
Half state does regular wire-pipelining (sampling valid input and sending it next clock cycle if no downward stop). If it receives a stop from a downward RS or SW, and at the same time a new data, then it has to hold both valid data and go to Full state.
Full state sends stop upward. In Full state, it is necessary to halt the upward production of data, because there is a congestion in the system downward. This principle is called back-pressure. In addition, it should never receive a new data or it would be a design error.
The previous automaton is two-fold on the data-ow of the RS: it both drives the clock of main and aux registers, and also drives the mux. The Shell works as follows:
The Shell enables the IP clock when there is one valid data on each input (or in each bypassing buer) and no incoming stop from downward. When the clock is enabled, then as a result all valid outputs are produced.
The bypassable buer stores the input when both following conditions are satised:
there must be an incoming data; the Shell is still waiting for at least one of its inputs or it receives a stop from downward.
The Shell sends a stop upward if the bypassable buer already holds a valid data and there is at least one incoming stop, or at least one missing input.
Many other implementations have been proposed [3, 7, 9] , involving non-bypassable registers on inputs, as well as non-bypassable registers on outputs, or both. Actually, those 
Our Implementation
The basic idea of our implementation is to remove all bypassable buers because valid data are present in main and aux buers of input Relay-Stations, and also because synchronous signals can go from down-half Relay-Stations to up-half Relay-Stations. We state that the purpose of a Shell is to drive the execution of its pearl, while the intermediary storage is the responsibility of Relay-Stations. We slightly modify the regular implementation in order to remove as much as non-strictly necessary storage from the Shell, in order to give more breathing space in the placement of Relay-Stations and then, in some cases, to reduce global latencies. An example is given in gure 4. 
Retry Relay-Station
When a Relay-Station sends a data, the receiver is supposed to be ready, which is not the case in our fusion Shell which is strictly combinatorial. The trick here is to modify input Relay-Stations in order to keep the valid data and retry sending the data until the fusion Shell has consumed it. We call such Relay-Station a Retry Relay-Station (RRS).
We detail now the Retry Relay-Station: it has also two registers on both data and control path, as in a regular RS. A Mealy machine is shown in gure 5.
When a valid data arrives, we put the valid data in main register and go to Retry state.
In Retry state, whatever the input signal, we send the valid data. If both a retry and a new valid data is coming, then we go to the Full state while holding the new arriving data in the main register and send the old one to the aux register. We go back to Empty state when we do not receive a retry.
In Full state, whatever the input signal, we send a stop upwards and we send also the oldest data in the aux register. We go back to Retry state when we do not receive a retry.
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Fusion Shell
The Fusion-Shell implementation is strictly combinatorial on both control and data. It executes the IP when there is no downward stop (the next RRSs are ready to receive the data) and all inputs are ready (the IP itself is ready to perform the computation). Otherwise, it sends a retry to upward RRSs which have sent valid data when there is either a missing input data or a downward stop. We assume that all inputs of the fusion Shell are only RRSs.
Correctness
We show the correctness of the previous implementation using a trace-equivalence (order preservation).
The Fusion-Shell is strictly combinatorial, hence order-preserving. It has already be shown that a Relay-Station is order-preserving and that the back-pressure protocol never loses or overwrites a data provided the following hypothesis: when the Relay-Station sends a stop upwards, it does not receive a new data.
Our RRS relies also on the same set of hypotheses. When a RRS is empty, it does not send anything; if it receives a data, it is stored in the main buer and sent at the next clock cycles until there is no more retry signal coming from downward. If it holds a data and receives a new one, it uses the aux buer to store the old data and put the new one in the main buer, then at the next clock cycle it sends a stop upward. The previous hypothesis ensures that we do not receive another data. Finally, the RRS sends the oldest data, followed by the other one. The RRS is order-preserving.
Results
In this section we discuss the results for both FPGA and ASIC implementation given in tables 2, 3 and 4.
For the FPGA experiments, the verilog design was mapped using Xilinx ISE 10.1.02 onto both Spartan3-1000 and Virtex5-LX50. On each architecture, we tried both the area and speed optimization heuristics with high eort. Table 1 : Area of control of RS and RRS, ASIC 45 nm, clock frequency 1 GHz resp.), and a register of the same size on the output of the SW (FS resp.), as shown in gure 7a.
The lower table refers to an example of tiny data-path, to emphasize the area gain in favor of our new implementation. This design is composed of 2 RSs (2 RRSs resp.), a SW (FS resp.) and a integer multiplier (16x16 and 32x32) with both control and data-paths (gure 7b).
Area minimisation Area is of utter importance in implementation in VLSI. We are able to get an interesting area saving on the Shell-Wrapper on both data and control paths. That means a reduced overhead on each IP, and therefore allows a ner-grain design.
RS and RRS have the same data-path, as shown in table 1 control area is roughly the same, with a little advantage for the RRS in case of ASIC. In the case of FPGA, the area is not relevant due to its coarser granularity: the control takes exactly the same number of LUTs for RS and RRS.
When considering only pure control part of our new implementation on both FPGA and ASIC, we are able to save area, while being able to sustain a faster clock rate. We can see on FPGAs that area gain is between 6 and 29 percent, and the clock rate gain is between 3 and 50 percent. Of course, those gains depend slightly on the quality of the mapping algorithm on the target architecture. We can see that the area gain in ASIC is in between 8.9 and 10.7 percent (there is about no slack on the biggest designs, needing a lot of buers). Our new implementation scales in the same way as the regular one for the control part, with an interesting area save. used in the mapping found by the FPGA placement-and-routing tool; the delay of the data-path dominates. When we look at the ASIC case, we nd an area save between 16 to 10 percent, which corresponds roughly to the two removed 16/32bits bypassable buers in the design.
Energy consumption Power minimization is also a mandatory objective in VLSI. We do not have applied any low-level power optimization on our designs.
For the FPGA implementations, the results are not relevant enough. They depend too widely on the architecture and heuristic used. For the ASIC implementation, we have an interesting power gain on both dynamic power with around 40 percent, and between 11 and 18 percent less on static power.
Clock frequency Our control part do not slow the clock frequency. On the contrary, it enables to raise signicantly the clock frequency when mapped onto a FPGA.
The small dataow example also shows that the overhead introduced by the LID is globally reduced by our implementation. On a Virtex5, the gain of frequency is between 10 to 20 percent. Notice that the results are strongly related to the place-and-route tool. For instance, on a Spartan3, a heuristic may lead to slightly worst results, while another will gain up to 10 percent.
Conclusions and discussion
This paper introduces a new implementation of Latency Insensitive Design, that let save area on Shell-Wrappers through a fusion of input Relay-Stations and the Shell. Regular
Relay-Stations do not hold anymore a data once it has been sent.
The Retry Relay-Station sends its data (if present) until the Shell-Wrapper acknowledges reception that is coming after. We can then remove bypassing buers on both control and data paths of the usual Shell-Wrapper and obtain the Fusion Shell-Wrapper. There is no additional area on both control and data-path in using Retry Relay-Stations versus regular
Relay-Stations. We show the correctness of the implementation using trace-equivalence.
We provide detailed results on the implementation of both FPGA and ASIC. We show a gain in area, in clock rate in general, and also on both dynamic and static power.
One of the main problems in LID is to insert Relay-Stations to reach timing closure, as described in the introduction. Most of the time, high latencies are due to lot of wire congestions in the routing channels. Adding Relay-Stations in such areas is problematic and make the placement-and-routing tougher to solve.
Cortadella et al. [12] implementation is splitting Relay-Stations in two smaller parts.
This helps the placement and routing, minimizes area, while having also time-borrowing due to the use of latches instead of ip-ops. Despite the fact we have implemented our
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